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A low temperature Al2O3 /4 monolayer amorphous Si gate stack process was demonstrated on
p-type Ge wafers using atomic layer deposition and molecular beam epitaxy. Multifrequency
capacitance-voltage C-V and current-voltage I-V characteristics showed excellent electrical
properties of the Pt /Al2O3 /4 ML Si /Ge metal oxide semiconductor capacitor. No kinks from
1 MHz to 4 kHz and a leakage current density of 2.610−6 A /cm2 at 1 V with an equivalent oxide
thickness of 2.5 nm. The interface characterization using a conductance method showed that
interface trap density at the near midgap was 81012 eV−1 cm−2 and a mean capture cross section
of holes was extracted to be 10−16 cm2. © 2008 American Institute of Physics.
DOI: 10.1063/1.2957476
As the state of the art metal oxide semiconductor field
effect transistor MOSFET technology continues to scale
down the physical dimensions, major problems and funda-
mental limits emerge. Among various approaches to over-
come these limits, Ge has been considered as one of the
promising candidates due to its higher carrier mobility1 for
larger drive current and higher source injection velocity2 to
reduce the drain-current saturation problem. By taking ad-
vantage of both Ge and high-K materials, number of works
on MOS devices have been demonstrated;3 however, GeOx
formation during high-K deposition and its inferior proper-
ties compared to SiO2 make Ge based devices unattractive
for ultralarge scale integration. Surface nitridation using NH3
annealing prior to the high-K dielectric deposition has been
demonstrated as a critical step to form high quality gate stack
on Ge.4 Since N2 has a potential for mobility degradation5
and creating high surface states,6 an alternative surface
passivation technique using in situ SiH4 annealing prior to
HfO2 deposition was introduced.7 Despite all the efforts in
previous studies regarding Ge MOS capacitors, however,
excellent capacitance-voltage C-V characteristics below
100 kHz on p-type Ge substrate has not been achieved.
In this letter, we demonstrate the room temperature Si
-growth on p-type Ge substrate using solid source molecu-
lar beam epitaxy SS-MBE prior to Al2O3 high-K dielectric
material deposition for nanoscale Ge based field effect tran-
sistor applications.
Samples were prepared on 2 in. p-type Ga doped 100
Ge wafers with resistivity of 4.38–5.27  cm. After the cy-
clic HF cleaning of Ge wafers,8 samples were annealed
in situ in the SS-MBE chamber at 450 °C for 30 min to
remove any native oxide layer. 4 ML of amorphous Si were
then deposited on Ge using a SS-MBE at room temperature
prior to the atomic layer deposition ALD of the 5 nm thick
Al2O3 at 250 °C. After that, gate electrodes of 20 nm
Pt /300 nm Al were fabricated using an e-beam evaporator
CHA Mark 40 through a shadow mask with the area size of
7.06810−4 cm−2. Backside contacts were made on all
samples using InGa paste to reduce series resistance from the
substrate. The electrical properties of MOS capacitors were
characterized with a Hewlett–Packard 4284A LCR meter and
a Keithley SCS 4200. Transmission electron microscopy
TEM Tacnai F30 and x-ray photoelectron spectroscopy
XPS Omicron ultrahigh vacuum XPS/UPS system analy-
ses were performed. In order to identify the amorphous in-
terlayer, XPS was used on samples with no Pt electrodes and
results are shown in Fig. 1, where the Al K x-ray was used
with a takeoff angle of 90°. Signals from the 2p Si electrons
through 5 nm Al2O3 were detected. The inelastic mean free
path IMFP of 2p Si electrons in Al2O3 was calculated to be
3 nm using the NIST effective-attenuation-length database
SRD82. The detection depth was calculated to be 9 nm
from the IMFP  with a 90° takeoff angle  using
d=3 sin .9 From the 2p Si XPS plot in Fig. 1, only Si–O
state can be observed at 102.6 eV but no apparent Si–Si peak
at 99.8 eV is observed. This indicates that amorphous Si
layer was oxidized to form SiOx after Al2O3 deposition.
Figure 2 shows the cross sectional TEM image of the
aElectronic mail: wang@ee.ucla.edu.
FIG. 1. Core level Si 2p x-ray photoemission spectra of the Al2O3 /4 ML
Si /Ge sample, showing the Si–O peak at 102.6 eV.
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Pt /Al2O3 /4 ML Si /Ge capacitor. As can be measured, the
Al2O3 dielectric layer has a thickness of 5 nm and the amor-
phous interlayer has a thickness of 1.5 nm. All these layers
have almost atomic flat interfaces. An atomic flat SiOx /Ge
interface implies a potential of higher effective mobility in
the Ge transistor due to less surface roughness scattering.
Furthermore, a uniform contrast at the SiOx /Ge interface
suggests that the gate stack is free of any significant interfa-
cial oxide between SiOx layer and Ge substrate.10 Figure 3
shows the C-V characteristics of the Pt /Al2O3 /4 ML Si /Ge
MOS capacitor. Figure 3a shows that there was no substan-
tial frequency dispersion in the accumulation region. No
kinks were observed in the inversion region at all measured
frequencies 4 kHz–1 MHz unlike previous results
reported.4,10 This unprecedented result from a p-type Ge
MOS capacitor indicates that interface states near the con-
duction band edge Ec were effectively reduced by deposit-
ing 4 ML of amorphous Si using SS-MBE. The interface
states near Ec have been reported as a major factor to de-
grade Ge n channel MOSFET performances because it
causes weak Fermi level pinning at the conduction band
edge.11 The equivalent oxide thickness EOT of 2.5 nm was
extracted by analyzing the accumulation side of the C-V
characteristics in the Schred simulation,12 which accounts for
quantum mechanical effects by self-consistently solving the
Poisson and Schrödinger equations. Effective mass approxi-
mations were modified within the Schred simulator to reflect
Ge parameters. The flatband voltage VFB was determined to
be 3.55 V from the flatband capacitance. This positive value
of the flatband voltage indicates that a large amount of nega-
tive charges is effectively located at the Al2O3 /SiOx inter-
face. The reason for the negative fixed charges at the
Al2O3 /SiOx interface has been claimed due to the Al3+ ions
with the tetrahedral coordination, which are in contact with
the O atoms of the interfacial SiOx.13 The C-V hysteresis is
shown in Fig. 3b, in which the window of hysteresis varies
with different surface potentials VG; a 130 mV window at
the flatband capacitance but no apparent window at inver-
sion. This hysteresis behavior from the accumulation to the
inversion indicates that the C-V performance of the Si 
grown Ge capacitor is primarily affected by the interface
states located near the midgap and does not suffer from the
bulk oxide traps which normally cause a parallel shift of
C-V curves. The low gate leakage current density 2.6
10−6 A /cm2 at 1 V inset in Fig. 3a compares favorably
to the leakage current density reported by Wu et al.7 Figure 4
shows the analysis for interface states at the SiOx /Ge inter-
face using a conductance method.14 In this study, we will
limit the quantitative analysis of the interface states in the
depletion regime since interface properties can be accurately
evaluated using a simple equivalent circuit. In order to ex-
tract the conductance of interface states from the measured
conductance and capacitance values, a three element equiva-
lent model for MOS capacitor was used. The gate voltage
was translated into the surface potential using the Berglund
integral of the quasistatic C-V curve.15 The parallel equiva-
lent conductance of the interface states, GP, was derived
from the measured capacitance, Cm, and conductance. These
values can then be used to calculate the interface trap density
Dit=Cit /q assuming a single trap level device using the
following equation.14
GP

=
COX
2 Gm
Gm
2 + 2COX − Cm2
=
Cit
1 + 22
, 1
where COX is an insulator capacitance per unit area, Cit is the
interface trap capacitance per unit area,  is the interface trap
time constant, and  is the angular frequency. Figure 4a
shows the extracted GP / versus gate bias for several fre-
quencies. Since energy loss occurs when the carrier capture
rate of the interface trap lags behind the applied ac voltage, a
conductance peak appears in the depletion region with a
given frequency Fig. 4a. As can be seen, the peak position
changes with frequency because different frequencies require
different carrier densities which are determined by the gate
bias in order for energy loss to occur. By using GP / versus
frequency curve Fig. 4b for surface potential 	S; posi-
tive when energy band bends downward to the surface as the
inset in Fig. 4c in the depletion region, Dit and the inter-
face trap levels ET were mapped out, as shown in Fig. 4c.
The surface state energy with respect to the intrinsic energy
at the surface ET-Ei was obtained by subtracting the bulk
potential from the surface potential q	S−	B, where 	B
is the bulk potential. Since small changes in GP / peak am-
FIG. 2. a Cross sectional TEM micrograph of the Pt /Al2O3 /4 ML Si /Ge
capacitor. b The high resolution TEM image shows the Al2O3 high-K
dielectric layer of 5 nm thickness and the amorphous interlayer of 1.5 nm.
FIG. 3. Color online a Multifrequency C-V characteristics measured
from the Pt /Al2O3 /4 ML Si /Ge capacitor. No kinks for f =4 kHz–1 MHz
indicate the reduction in interface states near the conduction band edge. The
inset captures the gate leakage current density of 2.610−6 A /cm2 at 1 V.
b Bidirectional C-V characteristics of Pt /Al2O3 /4 ML Si /Ge capacitor at
100 kHz. The inset shows the hysteresis of 130 mV at the flatband
capacitance.
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plitudes imply a distribution of interface trap levels, the fol-
lowing equation can be used:14
Dit = GP/ fpqfD
s−1, 2
where fp is the frequency corresponding to the peak value of
conductance, q is the electronic charge 1.610−19 C, and
fD is the universal function as a function of the standard
deviation of surface potential 
s. In Eq. 2, the interface trap
time constant dispersion is considered using a surface poten-
tial fluctuation model derived by a random distribution of
discrete charges in the oxide. In the depletion regime, how-
ever, the modulation of band-bending fluctuations by the ac
gate voltage is negligible. Therefore, the fD value for our
samples can be determined as 0.4, where 
s is zero indicat-
ing that =1.98 at the peak energy loss but not =1, as
expected in Eq. 1. This time constant dispersion is caused
solely by a distribution of interface trap levels closely spaced
in energy near the midgap. The extracted interface trap den-
sity near the midgap was found to be 81012 eV−1 cm−2.
Also, due to the linearity in log  versus surface energy of
the interface states ET-Ei plot Fig. 4d, the hole capture
cross section 
p can be extracted from14
 =
1
vth
pni
exp qkT 	S − 	B , 3
where th is the thermal velocity and ni is the intrinsic
carrier density of Ge. Substituting vth=107 cm /s, ni=2.4
1013 cm−3,  and corresponding 	S values to Eq. 3, the
mean value of 
p was estimated to be 10−16 cm2.
In summary, we reported the p type Ge MOS capacitor
incorporating 4 ML amorphous Si layer. A low temperature
gate stack process with accurate control of the interfacial
layer was established using SS-MBE and ALD. Multifre-
quency C-V measurements showed that the amorphous/
semiconductor interface of the amorphous Si -grown Ge
capacitor had low density of interface states near the edge of
conduction band. XPS analysis showed that the amorphous
Si became SiOx and no Si–Si signal was observed. TEM
image showed atomic flat interfaces and a uniform contrast
of the amorphous interlayer, which implies excellent inter-
face quality and absence of any significant interfacial oxide
between SiOx and Ge substrates. The interface trap density
near the midgap was determined to be 81012 eV−1 cm−2
using a conductance method. The low gate leakage current
density of 2.610−6 A /cm2 at 1 V was achieved at the EOT
of 2.5 nm. This gate stack process may allow fabrication of
high performance Ge MOSFET needed in sub-30-nm
regime.
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FIG. 4. Color online Interface state analysis in the
depletion regime. a GP / vs gate bias and b GP /
vs frequency show frequency and potential dependency
of the interface traps. c Dit vs surface energy of
the interface states ET-Ei, showing Dit to be 8
1012 eV−1 cm−2 near the midgap. d Log  vs surface
energy of the interface states is linear whereby the mean
capture cross section of the holes 
p can be estimated
to be 10−16 cm2.
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